1 . De Vries D. K. Investigation of gross die per wafer formulas // IEEE Trans. on Semiconductor Manufacturing. 2005. V. 18, No. 1. Р. 136-139.
2 . Wang L.-T., Stroud C.E., Touba N.A. System-onchip test architecture: nanometer design for testability. Morgan Kaufman Publishers, Elsiver, 2008. 856 p.
3 . Ferris-Prabhu A.V. An algebraic expression to count the number of chips on a wafer // IEEE Circuits Devices Magazine. 1989. V. 5. Р. 37-39.
4 . Chien C.-F., Hsu S., Chen C. An iterative cutting procedure for determining the optimal wafer exposure pattern // IEEE Trans. on Semiconductor Manufacturing. 1999. Vl. 12, No. 3. Р. 375-377.
5 . Imai Y. Shot map preparing method // Published patent application, 09-027445, 1997.
6 . Chien C.-F., Hsu S.-C., Deng J.-F. A cutting algorithm for optimizing the wafer exposure pattern // IEEE Trans. on Semiconductor Manufacturing. 2001. V. 14, No. 2. Р. 157-162.
|
